














VCC ROMVCC  
Closed

DEVSEL#

DEVSEL6#



Q3 RESET#



ROMVCC

VCC

GND

GND

GND

GND

GND

GND

GND

GND

GND

GND

GND

GND

GND

GND

GND

GND

GND

GND

GND

GND

GND

GND

GND

GND

GND

GND


GND

GND

GND

GND

GND



VCCRB3 4.7k

VCC

GND

GND

GND

GND

GND

GND

GND

GND

GND

GND

GND

GND

GND

GND

GND

GND

GND

GND

GND

GND

GND

GND

GND

GND

GND

GND


GND

GND

GND

GND

GND



VCC

GND

GND

GND

GND

GND

GND

GND

GND

GND

GND

GND

GND

GND

GND

GND

GND

GND

GND

GND

GND

GND

GND

GND

GND

GND

GND

GND


GND

GND

GND

GND

GND



VCC

GND

GND

GND

GND

GND

GND

GND

GND

GND

GND

GND

GND

GND

GND

GND

GND

GND

GND

GND

GND

GND

GND

GND

GND

GND

GND

GND


GND

GND

GND

GND

GND



VCC

GND

GND

GND

GND

GND

GND

GND

GND

GND

GND

GND

GND

GND

GND

GND

GND

GND

GND

GND

GND

GND

GND

GND

GND

GND

GND

GND


GND

GND

GND

GND

GND



VCC

GND

GND

GND

GND

GND

GND

GND

GND

GND

GND

GND

GND

GND

GND

GND

GND

GND

GND

GND

GND

GND

GND

GND

GND

GND

GND

GND




GND

GND

GND

GND

GND



W\_PROT

RD\_DATA

WR\_DATA

W\_REQ

ENBL1


ENBL2

PHASE3

PHASE2

PHASE1

PHASE0



A

B

C

D

A

B

C

D

