




# Clock generator



Title		
Size	Number	Revision
A4		
Date:	5/04/2026	Sheet of
File:	C:\Users\...\P01_ClockGenerator.SchDoc	Drawn By:



Title		
Size	Number	Revision
A4		
Date:	5/04/2026	Sheet of
File:	C:\Users\...\P02_VideoAddress.SchDoc	Drawn By:



AX:PH0 00  
 AX:PH0 01  
 AX:PH0 10  
 AX:PH0 11

H0 A0 Σ2 A5

H1 A1 Σ3 A6

H2 A2 Σ1 A4

Σ0 A3 V2 A9


V0 A7 ? A10


V1 A8 ? A11

VC/PAGE2# ? A12 A13

0/PAGE2&HIRES ? A14 A15

AX:PH0 00  
 AX:PH0 01  
 AX:PH0 10  
 AX:PH0 11





Title		
Size	Number	Revision
A4		
Date:	5/04/2026	Sheet of
File:	C:\Users\...\P05_CPU.SchDoc	Drawn By:

A

B

C











D

A




B


C

D



SLOT0: 16K RAM  
 SLOT1: Printer  
 SLOT2: SSC/OUT  
 SLOT3: 80-Column Card  
 SLOT4: Z80 Soft CARD  
 SLOT5: OUT  
 SLOT6: DISK II  
 SLOT7:






CON8x2	Signal
1	AN0
2	AN1
3	AN2
4	AN3
5	PDL3
6	PDL1
7	PDL2
8	LPSTB
9	
10	
11	
12	
13	
14	
15	
16	


DB1	Signal
1	SW1
2	SW2
3	SW0
4	GND
5	PDL1
6	PDL2
7	PDL3
8	PDL0
9	
10	
11	
12	
13	
14	
15	
16	

PJ-325	Signal
1	GND
2	
3	CASSETTE DATA OUT
4	
5	
6	
7	
8	
9	
10	
11	
12	
13	
14	
15	
16	


PJ-325	Signal
1	GND
2	
3	CASSETTE DATA IN
4	
5	
6	
7	
8	
9	
10	
11	
12	
13	
14	
15	
16	




Title		
Size	Number	Revision
A4		
Date:	5/04/2026	Sheet of
File:	C:\Users\...\PO8_KEYBOARD.SchDoc	Drawn By:




Inputs		Outputs	
Select	Strobe	Y	W
C	B	A	S
X	X	X	H
L	L	L	D0
L	L	H	D1
L	H	L	D2
L	H	H	D3
H	L	L	D4
H	L	H	D5
H	H	L	D6
H	H	H	D7



Title		
Size	Number	Revision
A4		
Date:	5/04/2026	Sheet of
File:	C:\Users\...\P10_Video Part2.SchDoc	Drawn By:





Book II Plus Rev. 0.3

BOOT ROM  
D000 - FFFF

27C32  
80Col ROM

SN75452

LS1  
Speaker